Christian Landrault, Yannick Bonhomme, Arnaud Virazel, Patrick Girard, Loïs Guiller, et al.. A Gated Clock Scheme for Low Power Testing of Logic Cores.
Journal of Electronic Testing: : Theory and Applications, Springer Verlag, 2006, 22 (1), pp.89-99.
⟨10.1007/s10836-006-6259-1⟩.
⟨lirmm-00134766⟩