An On-Line Fault Detection Scheme for SBoxes in Secure Circuits

Giorgio Di Natale 1 Marie-Lise Flottes 1 Bruno Rouzeyre 1
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : In this paper we propose an on-line fault detection architecture for bijective Substitution Boxes used in cryptographic circuits. Concurrent fault detection is important not only to protect the encryption/decryption process from random and production faults, it also protects the system against side-channel attacks, in particular those based on fault injection. We will prove that our solution is very effective while keeping the area overhead very low. Besides, we will analyze the correlation between the information processed by the circuit and the power consumption in order to asses the quality of the solution with respect to other side channel attacks such as Power Analysis techniques.
Keywords : Security AES Fault detection
Type de document :
Communication dans un congrès
IEEE. IOLTS'07: 13th IEEE International On-Line Testing Symposium, Jul 2007, Heraklion, Crete, Greece, pp.57-62, 2007
Liste complète des métadonnées
https://hal-lirmm.ccsd.cnrs.fr/lirmm-00163244
Contributeur : Giorgio Di Natale <>
Soumis le : jeudi 6 septembre 2007 - 14:18:02
Dernière modification le : jeudi 24 mai 2018 - 15:59:24

Identifiants

  • HAL Id : lirmm-00163244, version 1

Collections

SYSMIC | LIRMM | LIRMM_MIC | MIC | MIPS | UNIV-MONTPELLIER

Citation

Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre. An On-Line Fault Detection Scheme for SBoxes in Secure Circuits. IEEE. IOLTS'07: 13th IEEE International On-Line Testing Symposium, Jul 2007, Heraklion, Crete, Greece, pp.57-62, 2007. 〈lirmm-00163244〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de la notice

63

Contact

support.ccsd.cnrs.fr
hal.support@ccsd.cnrs.fr
Logo CCSD