Skip to Main content Skip to Navigation
Journal articles

Temperature and Voltage Aware Timing Analysis

Benoit Lasbouygues 1 Robin Wilson 1 Nadine Azemard 2 Philippe Maurine 2
2 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : In the nanometer era, the physical verification of CMOS digital circuit becomes a complex task. Designers must account of new factors that impose a significant change in validation methods. One of these major changes in timing verification to handle process variation lies in the progressive development of statistical static timing engines. However the statistical approach cannot capture accurately the deterministic variations of both the voltage and temperature variations. Therefore, we define a novel method, based on non-linear derating coefficients, to account of these environmental variations. Based on temperature and voltage drop CAD tool reports, this method allows computing the delay of logical paths considering more realistic operating conditions for each cell. Application is given to the analysis of voltage drop effects on timings.
Complete list of metadata

Cited literature [18 references]  Display  Hide  Download
Contributor : Martine Peridier Connect in order to contact the contributor
Submitted on : Tuesday, December 11, 2007 - 2:51:46 PM
Last modification on : Friday, October 22, 2021 - 3:07:36 PM
Long-term archiving on: : Sunday, April 11, 2010 - 10:55:00 PM




Benoit Lasbouygues, Robin Wilson, Nadine Azemard, Philippe Maurine. Temperature and Voltage Aware Timing Analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, IEEE, 2007, 26 (4), pp.801-815. ⟨10.1109/TCAD.2006.884860⟩. ⟨lirmm-00178921⟩



Record views


Files downloads