Analysis and Test of Resistive-Open Defects in SRAM Pre-Charge Circuits

Abstract : In this paper, we present an exhaustive study on the influence of resistive-open defects in pre-charge circuits of SRAM memories. In SRAM memories, the pre-charge circuits operate the pre-charge and equalization at a certain voltage level, in general Vdd, of all the couples of bit lines of the memory array. This action is essential in order to ensure correct read operations. We have analyzed the impact of resistive-opens placed in different locations of these circuits. Each defect studied in this paper disturbs the pre-charge circuit in a different way and for different resistive ranges, but the produced effect on the normal memory action is always the perturbation of the read operations. This faulty behavior can be modeled by Un-Restored Write Faults (URWFs) and Un-Restored Read Faults (URRFs), because there is an incorrect pre-charge/equalization of the bit lines after a write or read operation that disturbs the following read operation. In the last part of the paper, we demonstrate that the test of URWFs is more effective in terms of resistive defect detection than that of URRFs and we list the necessary test conditions to detect them.
Document type :
Journal articles
Complete list of metadatas

Cited literature [15 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00194254
Contributor : Arnaud Virazel <>
Submitted on : Thursday, December 6, 2007 - 10:44:36 AM
Last modification on : Wednesday, August 28, 2019 - 3:46:02 PM
Long-term archiving on: Monday, April 12, 2010 - 6:22:42 AM

Identifiers

  • HAL Id : lirmm-00194254, version 1

Collections

Citation

Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel, Magali Bastian Hage-Hassan. Analysis and Test of Resistive-Open Defects in SRAM Pre-Charge Circuits. Journal of Electronic Testing, Springer Verlag, 2007, 23 (3), pp.435-444. ⟨lirmm-00194254⟩

Share

Metrics

Record views

198

Files downloads

579