A Concurrent Approach for Testing Address Decoder Faults in eFlash Memories

Abstract : The evolution of System-on-Chip (SoC) designs involves the development of non-volatile memory technologies like Flash. As any kind of memories, embedded Flash (eFlash) can be subjected to complex functional faults that are related to their particular technological process and to their integration density. In this paper, we address a major issue during eFlash testing, namely the test of Address decoder Faults (AFs), which is generally very time consuming with ad-hoc solutions presently used in industry. In the first part of the paper, we show the impact of AFs on the functional behavior of an eFlash. Next, we use an analogy with RAM memory testing to classify AFs with respect to their functional behavior. We then obtain AFs acting either as stuck-at faults or as state coupling faults. In the fourth part of the paper, we propose a concurrent approach for testing AFs acting on either the word line decoder or the bit line decoder. The proposed approach allows using a minimal number of programming operations during test application. Finally, we propose a compaction procedure to further reduce the test time of AFs. As a result, huge reductions in test time can be achieved; experiments on a 4 Mbits eFlash have shown that a test time reduction factor of 34x can be obtained when compared to the global eFlash test flow presently used in industry. An additional important feature of the proposed strategy is that it allows testing 100% of other critical faults in eFlashs (stuck-at, transition and state coupling faults) beside full coverage of AFs.
Type de document :
Communication dans un congrès
ITC'07: International Test Conference, paper 3.2, 2007
Liste complète des métadonnées

Littérature citée [12 références]  Voir  Masquer  Télécharger

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00194260
Contributeur : Arnaud Virazel <>
Soumis le : jeudi 6 décembre 2007 - 10:52:17
Dernière modification le : jeudi 24 mai 2018 - 15:59:24
Document(s) archivé(s) le : lundi 12 avril 2010 - 06:22:52

Identifiants

  • HAL Id : lirmm-00194260, version 1

Collections

Citation

Olivier Ginez, Patrick Girard, Christian Landrault, Serge Pravossoudovitch, Arnaud Virazel, et al.. A Concurrent Approach for Testing Address Decoder Faults in eFlash Memories. ITC'07: International Test Conference, paper 3.2, 2007. 〈lirmm-00194260〉

Partager

Métriques

Consultations de la notice

175

Téléchargements de fichiers

425