Analyzing the Logic Behavior of Digital CMOS Circuits in Presence of Simultaneous Switching Noise - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2007

Analyzing the Logic Behavior of Digital CMOS Circuits in Presence of Simultaneous Switching Noise

Abstract

This paper analyzes the logic errors in digital circuits due to the presence of Simultaneous Switching Noise (SSN). It is demonstrated that 2 conditions must be fulfilled in order to guarantee the correct logic behaviour of a digital circuits. The first condition called ‘Minimum Switch Condition' is proved to be fulfilled whatever the amount of SSN in the power and ground lines. The second condition called ‘Signal Coherence Condition' is proved to be fulfilled within power coherent logic blocks. However the interface between non-coherent logic blocks may originate logic dysfunction
Fichier principal
Vignette du fichier
3analysing.pdf (414.64 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-00199261 , version 1 (21-01-2017)

Identifiers

  • HAL Id : lirmm-00199261 , version 1

Cite

Florence Azaïs, Laurent Larguier, Michel Renovell. Analyzing the Logic Behavior of Digital CMOS Circuits in Presence of Simultaneous Switching Noise. LATW: Latin American Test Workshop, Mar 2007, Cuzco, Peru. ⟨lirmm-00199261⟩
100 View
146 Download

Share

Gmail Facebook X LinkedIn More