Formal Sizing Rules of CMOS Circuits - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 1991

Formal Sizing Rules of CMOS Circuits


Presents a local strategy for sizing CMOS circuits. The authors show how the explicit definition of delays can be used to define delay/area optimal sizing rules. Examples are given for sizing irregular inverter arrays, NAND gates and adder cells, starting from an initial electrical netlist and ending with the fully automatically generated layout. Direct comparisons of speed/area performances are given for a linear matrix style layout implementation.
Fichier principal
Vignette du fichier
formal-sizing-rules-of-cmos-circuits.pdf (462.07 Ko) Télécharger le fichier
Origin Files produced by the author(s)

Dates and versions

lirmm-00239374 , version 1 (19-03-2022)



Daniel Auvergne, Nadine Azemard, Vincent Bonzom, Denis Deschacht, Michel Robert. Formal Sizing Rules of CMOS Circuits. EDAC 1991 - European Conference on Design Automation, Feb 1991, Amsterdam, Netherlands. pp.96-100, ⟨10.1109/EDAC.1991.206368⟩. ⟨lirmm-00239374⟩
134 View
58 Download



Gmail Mastodon Facebook X LinkedIn More