Design and Selection of Buffers for Minimum Power-Delay Product - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 1996

Design and Selection of Buffers for Minimum Power-Delay Product

Abstract

Using explicit modeling of delays we present and discuss real design conditions of CMOS buffers from the viewpoint of power dissipation. Efficiency of buffer implementation is first studied through the definition of limit for buffer insertion. Closed form alternatives to the design for minimum power-delay product are then proposed in terms of this limit. Validations are obtained through SPICE simulations on two stage inverter arrays. Applications are given to standard cell library in comparing implementations for different selection alternatives.
Fichier principal
Vignette du fichier
05a_3.pdf (91.43 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

lirmm-00239400 , version 1 (05-09-2019)

Identifiers

Cite

Sandra Turgis, Nadine Azemard, Daniel Auvergne. Design and Selection of Buffers for Minimum Power-Delay Product. ED&TC: European Design and Test Conference, Mar 1996, Paris, France. pp.224-228, ⟨10.1109/EDTC.1996.494153⟩. ⟨lirmm-00239400⟩
104 View
253 Download

Altmetric

Share

Gmail Facebook X LinkedIn More