Delay-Power Performance Analysis

Abstract : Based on an incremental path search algorithm, this paper addresses the problem of low power performance driven path classification by sizing selected gates on the shortest and the longest identified paths of the circuit. Delay and power/area constraints are managed using circuit path sizing alternatives defined through a realistic evaluation of gate power and delay. Demonstration of this technique is given on examples of path enumeration and optimization evaluated on several ISCAS'85 benchmarks. Implemented in the POPS tool (Performance Optimization by Path Selection), the accuracy of this technique is compared to evaluation obtained from EPIC tool and SPICE used as a reference.
Type de document :
Communication dans un congrès
ICECS'99: 6th IEEE International Conference on Electronics, Circuits and Systems, Sep 1999, Pafos, Chypre, pp.1543-1546, 1999
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00239424
Contributeur : Nadine Azemard <>
Soumis le : mardi 5 février 2008 - 16:55:06
Dernière modification le : lundi 16 juillet 2018 - 11:08:13

Identifiants

  • HAL Id : lirmm-00239424, version 1

Citation

Séverine Cremoux, Michel Aline, Nadine Azemard, Daniel Auvergne. Delay-Power Performance Analysis. ICECS'99: 6th IEEE International Conference on Electronics, Circuits and Systems, Sep 1999, Pafos, Chypre, pp.1543-1546, 1999. 〈lirmm-00239424〉

Partager

Métriques

Consultations de la notice

56