Skip to Main content Skip to Navigation
Conference papers

Delay-Power Performance Analysis

Abstract : Based on an incremental path search algorithm, this paper addresses the problem of low power performance driven path classification by sizing selected gates on the shortest and the longest identified paths of the circuit. Delay and power/area constraints are managed using circuit path sizing alternatives defined through a realistic evaluation of gate power and delay. Demonstration of this technique is given on examples of path enumeration and optimization evaluated on several ISCAS'85 benchmarks. Implemented in the POPS tool (Performance Optimization by Path Selection), the accuracy of this technique is compared to evaluation obtained from EPIC tool and SPICE used as a reference.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00239424
Contributor : Nadine Azemard <>
Submitted on : Tuesday, February 5, 2008 - 4:55:06 PM
Last modification on : Wednesday, September 11, 2019 - 3:29:23 PM

Identifiers

Citation

Séverine Cremoux, Michel Aline, Nadine Azemard, Daniel Auvergne. Delay-Power Performance Analysis. ICECS: International Conference on Electronics, Circuits and Systems, Sep 1999, Pafos, Cyprus. pp.1543-1546, ⟨10.1109/ICECS.1999.814465⟩. ⟨lirmm-00239424⟩

Share

Metrics

Record views

108