Local Gate Resizing for Critical Path Optimization - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 1999

Local Gate Resizing for Critical Path Optimization

Abstract

High performance of fast VLSI design with gate array based approaches implies realistic consideration of physical constraints such as layout, wiring, delay and power. This paper adresses the problem of post layout iterative gate sizing process under delay and power performance constraints. Circuit path sizing procedure is defined with a realistic evaluation of gate delay and power and an accurate estimation of parasitic capacitances. This sizing protocol is detailed for delay or power optimization, or delay/power trade-off and demonstrated on ISCAS'85 benchmarks . Implemented in POPS (Performance Optimization by Path selection), the accuracy of this sizing heuristic is compared to an industrial optimization tool, AMPS from Synopsis society.
No file

Dates and versions

lirmm-00239429 , version 1 (05-02-2008)

Identifiers

  • HAL Id : lirmm-00239429 , version 1

Cite

Nadine Azemard, Michel Aline, Daniel Auvergne. Local Gate Resizing for Critical Path Optimization. DCIS: Design of Circuits and Integrated Systems, Nov 1999, Palma de Majorque, Spain. pp.195-200. ⟨lirmm-00239429⟩
116 View
0 Download

Share

Gmail Facebook X LinkedIn More