Local Gate Resizing for Critical Path Optimization

Abstract : High performance of fast VLSI design with gate array based approaches implies realistic consideration of physical constraints such as layout, wiring, delay and power. This paper adresses the problem of post layout iterative gate sizing process under delay and power performance constraints. Circuit path sizing procedure is defined with a realistic evaluation of gate delay and power and an accurate estimation of parasitic capacitances. This sizing protocol is detailed for delay or power optimization, or delay/power trade-off and demonstrated on ISCAS'85 benchmarks . Implemented in POPS (Performance Optimization by Path selection), the accuracy of this sizing heuristic is compared to an industrial optimization tool, AMPS from Synopsis society.
Type de document :
Communication dans un congrès
DCIS'99: IX Design of Circuits and Integrated Systems Conference, Nov 1999, Palma de Majorque, Espagne, pp.195-200, 1999
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00239429
Contributeur : Nadine Azemard <>
Soumis le : mardi 5 février 2008 - 17:01:27
Dernière modification le : lundi 16 juillet 2018 - 11:08:13

Identifiants

  • HAL Id : lirmm-00239429, version 1

Citation

Nadine Azemard, Michel Aline, Daniel Auvergne. Local Gate Resizing for Critical Path Optimization. DCIS'99: IX Design of Circuits and Integrated Systems Conference, Nov 1999, Palma de Majorque, Espagne, pp.195-200, 1999. 〈lirmm-00239429〉

Partager

Métriques

Consultations de la notice

151