Upper and Lower bound Determination of delay on Critical Path

Abstract : Based on a path delay profiling tool we propose in this paper a method to determine the feasibility of delay constraint imposed on circuit path. From the evolution of the path delay profile with the transistor sizing conditions, we determine the upper and lower bounds for delay on critical paths. Using an explicit modeling of delay we characterize these bounds and present a method to determine, on the path under study, the average loading factor allowing to satisfy the delay constraint. Example of application is given on different ISCAS circuits.
Type de document :
Communication dans un congrès
DCIS'00: XV Design of Circuits and Integrated Systems Conference,, Nov 2000, Montpellier, France, pp.543-547, 2000
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00239437
Contributeur : Nadine Azemard <>
Soumis le : mardi 5 février 2008 - 17:09:30
Dernière modification le : lundi 16 juillet 2018 - 11:08:13

Identifiants

  • HAL Id : lirmm-00239437, version 1

Citation

Michel Aline, Nadine Azemard, Daniel Auvergne. Upper and Lower bound Determination of delay on Critical Path. DCIS'00: XV Design of Circuits and Integrated Systems Conference,, Nov 2000, Montpellier, France, pp.543-547, 2000. 〈lirmm-00239437〉

Partager

Métriques

Consultations de la notice

55