Full Analyttical Model for delay Performance Estimation in Submicron CMOS
Abstract
In this paper we develop a simple and accurate analytical model of the supply current, the output transition time and the delay of inverters designed in submicron technologies. This model considers velocity saturation, load and input ramp effect and also input to output coupling phenomena. Validations are given, on a 0.18μm process, by comparing values of simulated (Hspice) and calculated delay for different configurations of inverters.