Skip to Main content Skip to Navigation
Conference papers

Structure Independent Representation of Output Transition Time for CMOS Library

Abstract : Non zero signal rise and fall times significantly contribute to the gate propagation delay. Designers must accurately consider them when defining timing library format. Based on a design oriented macro-model of the timing performance of CMOS structures, we present in this paper a general representation of transition times allowing fast and accurate cell performance evaluation. This general representation is then exploited to define a robust characterization protocol of the output transition time of standard cells. Both the representation and the protocol are finally validated comparing calculated gate input-output transition time values with standard look-up representation obtained from Hspice simulations (Bsim3v.3, level 69, 0.25Μm process).
Complete list of metadatas

Cited literature [16 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00244012
Contributor : Nadine Azemard <>
Submitted on : Friday, September 13, 2019 - 12:28:02 PM
Last modification on : Friday, September 13, 2019 - 12:28:29 PM
Long-term archiving on: : Saturday, February 8, 2020 - 3:42:32 PM

File

ark__67375_HCB-D70R64K6-8.pdf
Publisher files allowed on an open archive

Identifiers

Collections

Citation

Philippe Maurine, Nadine Azemard, Daniel Auvergne. Structure Independent Representation of Output Transition Time for CMOS Library. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2002, Seville, Spain. pp.247-257, ⟨10.1007/3-540-45716-X_25⟩. ⟨lirmm-00244012⟩

Share

Metrics

Record views

128

Files downloads

63