Skip to Main content Skip to Navigation
Conference papers

CMOS Gate Sizing under Delay Constraint

Abstract : In this paper we address the problem of delay constraint distribution on a CMOS combinatorial path. We first define a way to determine on any path the reasonable bounds of delay characterizing the structure. Then we define two constraint distribution methods that we compare to the equal delay distribution and to an industrial tool based on the Newton-Raphson like algorithm. Validation is obtained on a 0.25µm process by comparing the different constraint distribution techniques on various benchmarks.
Complete list of metadata

Cited literature [2 references]  Display  Hide  Download
Contributor : Nadine Azemard Connect in order to contact the contributor
Submitted on : Thursday, September 12, 2019 - 9:16:11 PM
Last modification on : Monday, October 11, 2021 - 1:24:13 PM
Long-term archiving on: : Saturday, February 8, 2020 - 10:15:22 AM


Publisher files allowed on an open archive




Alexandre Verle, Xavier Michel, Philippe Maurine, Nadine Azemard, Daniel Auvergne. CMOS Gate Sizing under Delay Constraint. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2003, Torino, Italy. pp.60-69, ⟨10.1007/978-3-540-39762-5_8⟩. ⟨lirmm-00244021⟩



Record views


Files downloads