A Heuristic for Test scheduling at System Level
Résumé
Summary form only given. This paper considers the test-scheduling problem of a SoC. The proposed approach is based on a "sessionless" test scheme. It minimizes the system test time while respecting a power dissipation limit and test resource sharing constraints. Experimental results show that our approach outperforms other related test scheduling solutions.
Origine | Fichiers produits par l'(les) auteur(s) |
---|