Skip to Main content Skip to Navigation
Conference papers

Initialization of Partially LBISTed Sequential Circuits

Abstract : Full scan is the most widely accepted and used DfT approach for large sequential machines. Nevertheless, in very dedicated cases it cannot be used mainly due to performance reasons as for example in high performance deeply pipelined CPU units. In this case full scan approach has to be replaced by partial scan. When trying to apply LogicBIST on partially scanned machines, the initialization problem of non-scan elements has to be solved. In this paper, we propose a nearly optimal algorithm to obtain a minimum set of memory elements to be initialized enabling to solve this initialization problem.
Complete list of metadata
Contributor : Christine Carvalho de Matos <>
Submitted on : Saturday, January 21, 2017 - 3:56:19 PM
Last modification on : Thursday, May 24, 2018 - 3:59:25 PM
Long-term archiving on: : Saturday, April 22, 2017 - 12:45:56 PM


Files produced by the author(s)


  • HAL Id : lirmm-00269339, version 1



Isabelle Vogel, Marie-Lise Flottes, Christian Landrault. Initialization of Partially LBISTed Sequential Circuits. ETW: European Test Workshop, May 2002, Corfou, Greece. ⟨lirmm-00269339⟩



Record views


Files downloads