Initialization of Partially LBISTed Sequential Circuits - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Accéder directement au contenu
Communication Dans Un Congrès Année : 2002

Initialization of Partially LBISTed Sequential Circuits

Résumé

Full scan is the most widely accepted and used DfT approach for large sequential machines. Nevertheless, in very dedicated cases it cannot be used mainly due to performance reasons as for example in high performance deeply pipelined CPU units. In this case full scan approach has to be replaced by partial scan. When trying to apply LogicBIST on partially scanned machines, the initialization problem of non-scan elements has to be solved. In this paper, we propose a nearly optimal algorithm to obtain a minimum set of memory elements to be initialized enabling to solve this initialization problem.
Fichier principal
Vignette du fichier
Initialization.pdf (281.04 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

lirmm-00269339 , version 1 (21-01-2017)

Identifiants

  • HAL Id : lirmm-00269339 , version 1

Citer

Isabelle Vogel, Marie-Lise Flottes, Christian Landrault. Initialization of Partially LBISTed Sequential Circuits. ETW: European Test Workshop, May 2002, Corfou, Greece. ⟨lirmm-00269339⟩
208 Consultations
107 Téléchargements

Partager

Gmail Facebook X LinkedIn More