Metric Definition for Circuit Speed Optimization - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2003
No file

Dates and versions

lirmm-00269568 , version 1 (03-04-2008)

Identifiers

  • HAL Id : lirmm-00269568 , version 1

Cite

Xavier Michel, Alexandre Verle, Nadine Azemard, Philippe Maurine, Daniel Auvergne. Metric Definition for Circuit Speed Optimization. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2003, Turin, Italy. pp.451-460. ⟨lirmm-00269568⟩
111 View
0 Download

Share

Gmail Facebook X LinkedIn More