Power Conscious Testing - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2003

Power Conscious Testing


Test power relates to the power consumed during test of integrated circuits or embedded cores. Test power is now a big concern in large System-on-Chip designs. In this paper, we propose to shortly review the state-of-the-art in this domain. We first survey the recent approaches proposed for minimizing test power. Next, we propose some interesting directions for the development of new low power testing techniques by enumerating the relevant criteria that have to be satisfied.
Fichier principal
Vignette du fichier
power-conscious-testing.pdf (272.66 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-00269649 , version 1 (07-06-2019)


  • HAL Id : lirmm-00269649 , version 1


Yannick Bonhomme, Patrick Girard, Christian Landrault, Serge Pravossoudovitch. Power Conscious Testing. EWDTC: East-West Design & Test Conference, Sep 2003, Yalta, Ukraine. pp.29-31. ⟨lirmm-00269649⟩
76 View
15 Download


Gmail Facebook X LinkedIn More