SoC Symbolic Simulation: A Case Study on Delay Fault Testing

Alberto Bosio 1 Patrick Girard 1 Serge Pravossoudovitch 1 Paolo Bernardi 2
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Functional test methodologies such as Software-Based Self-Test appear to suit well SoC delay fault testing. State-of-the-art solutions in this topic are quite far from maturity and few works consider Software-based Diagnosis for delay faults. In this paper we evaluate benefits and costs in using symbolic simulation for SoCs, in particular focusing on embedded processor core testing. Symbolic simulation principles are key to enable fast analysis and speed up delay fault diagnosis; to cope with SoC behavior, the traditional 6-valued symbolic algebra was expanded in order to tackle X and Z logic states. As a case study we consider a large design including many core types and suitable DFT for performing high quality test without scan chains.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00278340
Contributor : Alberto Bosio <>
Submitted on : Monday, May 12, 2008 - 9:52:27 AM
Last modification on : Wednesday, August 28, 2019 - 3:46:02 PM

Identifiers

  • HAL Id : lirmm-00278340, version 1

Collections

Citation

Alberto Bosio, Patrick Girard, Serge Pravossoudovitch, Paolo Bernardi. SoC Symbolic Simulation: A Case Study on Delay Fault Testing. DDECS'08: IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, Apr 2008, Bratislava, Slovakia. pp.320-325. ⟨lirmm-00278340⟩

Share

Metrics

Record views

100