Exploration of Power Reduction and Performance Enhancement in LEON3 Processor with ESL Reprogrammable e-FPGA In Processor Pipeline and as a Co-processor - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2009

Exploration of Power Reduction and Performance Enhancement in LEON3 Processor with ESL Reprogrammable e-FPGA In Processor Pipeline and as a Co-processor

Julien Eydoux
  • Function : Author
  • PersonId : 857158
Laurent Rougé
  • Function : Author
  • PersonId : 857159

Abstract

We will explore how processing power of LEON3 processor can be enhanced by connecting small commercially available embedded FPGA (eFPGA) IP with the processor. We will analyze integration of eFPGA with LEON3 in two ways, inside the processor pipeline and as a co-processor. The enhanced processing power helps to reduce dynamic power consumption by Dynamic Frequency Scaling. More computational power at lower frequency helps fabrication of chip in LP (Low Power) process compared to GP (General Purpose) which helps to significantly reduce Static Power which has become a very crucial issue at and beyond 90 nm technologies. Use of reconfigurable accelerator raises the question of its programming complexity, HW/SW partitioning and silicon overhead. We will present that silicon overhead of eFPGA is small compared to the benefits which can be obtained with it. We will present a profiling tool which we created for our experiments. To analyze the issue of programming complexity we have explored state of the art Catapulttrade ESL tool of Mentor Graphicsreg.
Fichier principal
Vignette du fichier
Exploration_of_power_reduction.pdf (346.28 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-00372842 , version 1 (06-03-2023)

Identifiers

Cite

Syed Zahid Ahmed, Gilles Sassatelli, Lionel Torres, Julien Eydoux, Laurent Rougé. Exploration of Power Reduction and Performance Enhancement in LEON3 Processor with ESL Reprogrammable e-FPGA In Processor Pipeline and as a Co-processor. DATE 2009 - 12th Design, Automation and Test in Europe Conference and Exhibition, Apr 2009, Nice, France. pp.184-189, ⟨10.1109/DATE.2009.5090655⟩. ⟨lirmm-00372842⟩
140 View
19 Download

Altmetric

Share

Gmail Facebook X LinkedIn More