Skip to Main content Skip to Navigation
Journal articles

High Launch Switching Activity Reduction in At-Speed Scan Testing using CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme

Abstract : At-speed scan testing is susceptible to yield loss risk due to power supply noise caused by excessive launch switching activity. This paper proposes a novel two-stage scheme, namely CTX (Clock-Gating-Based Test Relaxation and X-Filling), for reducing switching activity when a test stimulus is launched. Test relaxation and X-filling are conducted (1) to make as many FFs as possible inactive by disabling corresponding clock control signals of clock-gating circuitry in Stage-1 (Clock-Disabling), and (2) to equalize the input and output values in Stage-2 of as many remaining active FFs as possible (FF-Silencing). CTX effectively reduces launch switching activity and thus yield loss risk even when only a small number of don't care (X) bits are present (as in test compression) without any impact on test data volume, fault coverage, performance, or circuit design.
Complete list of metadatas

Cited literature [15 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00406963
Contributor : Lionel Torres <>
Submitted on : Friday, July 17, 2020 - 7:42:34 PM
Last modification on : Thursday, July 23, 2020 - 10:58:57 AM

File

E93.D_2.pdf
Publisher files allowed on an open archive

Identifiers

Collections

Citation

Kohli Miyase, Hideo Furukawa, Patrick Girard, Xiaoqing Wen, Yuta Yamato, et al.. High Launch Switching Activity Reduction in At-Speed Scan Testing using CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme. IEICE Transactions on Information and Systems, Institute of Electronics, Information and Communication Engineers, 2010, E93-D (1), pp.2-9. ⟨10.1587/transinf.E93.D.2⟩. ⟨lirmm-00406963⟩

Share

Metrics

Record views

533

Files downloads

15