Skip to Main content Skip to Navigation
Conference papers

A Two-Layer SPICE Model of the ATMEL TSTAC eFlash Memory Technology for Defect Injection and Faulty Behavior Prediction

Abstract : Flash memories are based on the floating gate technology allowing the write and erase data electronically. Such a technology can be prone to complex defects leading to faulty behaviors. In this paper, we introduce an electrical model of the ATMEL TSTACTM eFlash memory technology. The model is composed of two layers: a functional layer representing the floating gate and a programming layer able to determine the channel voltage level controlling the Fowler-Nordheim tunneling effect. The proposed model has been validated by means of simulations and comparisons with ATMEL silicon data. We apply this model for the analysis of defect-induced failures. As a case study, a resistive defect injection is considered.
Complete list of metadatas

Cited literature [10 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00493204
Contributor : Martine Peridier <>
Submitted on : Friday, June 18, 2010 - 10:52:53 AM
Last modification on : Wednesday, August 28, 2019 - 3:46:02 PM
Document(s) archivé(s) le : Monday, September 20, 2010 - 5:44:04 PM

File

ets10_05_2.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : lirmm-00493204, version 1

Collections

Citation

Pierre-Didier Mauroux, Arnaud Virazel, Alberto Bosio, Luigi Dilillo, Patrick Girard, et al.. A Two-Layer SPICE Model of the ATMEL TSTAC eFlash Memory Technology for Defect Injection and Faulty Behavior Prediction. ETS: European Test Symposium, May 2010, Prague, Czech Republic. pp.81-86. ⟨lirmm-00493204⟩

Share

Metrics

Record views

282

Files downloads

417