Skip to Main content Skip to Navigation
Conference papers

A Low Power Interface Circuit for Resistive Sensors with Digital Offset Compensation

El Mehdi Boujamaa 1 Boris Alandry 1 Souha Hacine 1 Laurent Latorre 2 Frédérick Mailly 2 Pascal Nouet 2
1 LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
2 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : This paper presents an innovative conditioning and read-out interface for resistive MEMS sensors. The proposed structure includes a digital offset compensation for robustness to process and temperature variations. Simulation results demonstrate an impressive resolution to power consumption ratio and a good immunity to environmental parameters. Experimental results finally demonstrate the efficiency of this promising read-out architecture.
Document type :
Conference papers
Complete list of metadata

Cited literature [8 references]  Display  Hide  Download
https://hal-lirmm.ccsd.cnrs.fr/lirmm-00498468
Contributor : Martine Peridier <>
Submitted on : Wednesday, July 7, 2010 - 3:22:06 PM
Last modification on : Tuesday, August 27, 2019 - 3:12:02 PM
Long-term archiving on: : Friday, October 8, 2010 - 9:39:17 AM

File

Vignette du document
A_Low_Power_Interface.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : lirmm-00498468, version 1

Collections

CNRS | SYSMIC | LIRMM | LIRMM_MIC | MIC | MIPS | UNIV-MONTPELLIER

Citation

El Mehdi Boujamaa, Boris Alandry, Souha Hacine, Laurent Latorre, Frédérick Mailly, et al.. A Low Power Interface Circuit for Resistive Sensors with Digital Offset Compensation. ISCAS'10: IEEE International Symposium on Circuits and Systems, Paris, France. pp.3092-3095. ⟨lirmm-00498468⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

258

Files downloads

1362