Evaluation of Resistance to Differential Power Analysis: Execution Time Optimizations for Designers - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2010

Evaluation of Resistance to Differential Power Analysis: Execution Time Optimizations for Designers

Abstract

This paper proposes a novel method intended to accelerate the checking of the robustness of a device against Differential Power Analysis. We propose an algorithm for the automatic selection of shortest short input vector sequence that leads to the secret key breakthrough. We show that the selected sequence remains valid for different designs of the same cryptographic function.

Keywords

DPA
No file

Dates and versions

lirmm-00539993 , version 1 (25-11-2010)

Identifiers

  • HAL Id : lirmm-00539993 , version 1

Cite

Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre. Evaluation of Resistance to Differential Power Analysis: Execution Time Optimizations for Designers. DELTA'10: Fifth IEEE International Symposium on Electronic Design, Test and Application, Jan 2010, Ho Chi Minh City, Vietnam. pp.256-261. ⟨lirmm-00539993⟩
153 View
0 Download

Share

Gmail Facebook X LinkedIn More