New Security Threats Against Chips Containing Scan Chain Structures - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2011

New Security Threats Against Chips Containing Scan Chain Structures

Abstract

Insertion of scan chains is the most common technique to ensure observability and controllability of sequential elements in an IC. However, when the chip deals with secret information, the scan chain can be used as back door for accessing secret (or hidden) information, and thus jeopardize the overall security. Several scan-based attacks on cryptographic functions have been described and showed the need for secure scan implementations. These attacks assume a single scan chain. However the conception of large designs and restrictions in terms of test costs may require the implementation of many scan chains and additional test infrastructures for test response compaction. In this paper, we present a new generic scan attack that covers a wide range of industrial test infrastructures, including spatial response compressors. Keywords: Security, Testability, Scan-based attack.
Fichier principal
Vignette du fichier
P36.pdf (985.83 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

lirmm-00599690 , version 1 (10-06-2011)

Identifiers

  • HAL Id : lirmm-00599690 , version 1

Cite

Jean da Rolt, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre. New Security Threats Against Chips Containing Scan Chain Structures. HOST'11: IEEE International Symposium on Hardware-Oriented Security and Trust, San Diego, CA, United States. pp.105-110. ⟨lirmm-00599690⟩
130 View
621 Download

Share

Gmail Mastodon Facebook X LinkedIn More