Skip to Main content Skip to Navigation
Poster communications

Timing Issues of Transient Faults in Concurrent Error Detection Schemes

Rodrigo Possamai Bastos 1 Giorgio Di Natale 1 Marie-Lise Flottes 1 Bruno Rouzeyre 1
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : This work reveals additional timing difficulties by which concurrent error detection (CED) schemes can experience to deal efficiently with transients. It shows previously-unknown error scenarios where short-duration single transient faults in combinational logic circuits succeed in erroneously inverting stored results but CED schemes fail in detecting even single soft errors. The paper demonstrates that typical CED code-based schemes for protecting logic circuits are not as capable as they have been claimed whether flip-flops are used to register the error signals, and so timing conditions are suggested for a more efficient use of them.
Document type :
Poster communications
Complete list of metadata

Cited literature [7 references]  Display  Hide  Download
Contributor : Rodrigo Possamai Bastos Connect in order to contact the contributor
Submitted on : Saturday, May 26, 2012 - 4:10:31 PM
Last modification on : Tuesday, December 1, 2020 - 4:03:26 PM
Long-term archiving on: : Monday, August 27, 2012 - 2:22:02 AM


Files produced by the author(s)


  • HAL Id : lirmm-00701798, version 1



Rodrigo Possamai Bastos, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre. Timing Issues of Transient Faults in Concurrent Error Detection Schemes. GdR SoC-SiP'2011: Colloque national du Groupement de Recherche System-On-Chip et System-In-Package, Jun 2011, Lyon, France., 2011. ⟨lirmm-00701798⟩



Record views


Files downloads