Skip to Main content Skip to Navigation
Journal articles

A Study of Tapered 3-D TSVs for Power and Thermal Integrity

Abstract : 3-D integration presents a path to higher performance, greater density, increased functionality and heterogeneous technology implementation. However, 3-D integration introduces many challenges for power and thermal integrity due to large switching currents, longer power delivery paths, and increased parasitics compared to 2-D integration. In this work, we provide an in-depth study of power and thermal issues while incorporating the physical design characteristics unique to 3-D integration. We provide a qualitative perspective of the power and thermal dissipation issues in 3-D and study the impact of Through Silicon Vias (TSVs) size for their mitigation. We investigate and discuss the design implications of power and thermal issues in the presence of decoupling capacitors, TSV/on-die/package parasitics, various resonance effects and power gating. Our study is based on a ten-tier system utilizing existing 3-D technology specifications. Based on detailed power distribution and heat dissipation models, we present a comprehensive analysis of TSV tapering for alleviating power and thermal integrity issues in 3-D ICs.
Complete list of metadata

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00806776
Contributor : Arnaud Virazel <>
Submitted on : Tuesday, April 2, 2013 - 12:23:45 PM
Last modification on : Friday, November 27, 2020 - 6:04:03 PM
Long-term archiving on: : Sunday, April 2, 2017 - 11:14:21 PM

File

TVLSI213.pdf
Publisher files allowed on an open archive

Identifiers

Collections

Citation

Aida Todri-Sanial, Sandip Kundu, Patrick Girard, Alberto Bosio, Luigi Dilillo, et al.. A Study of Tapered 3-D TSVs for Power and Thermal Integrity. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE, 2013, 21 (2), pp.306-319. ⟨10.1109/TVLSI.2012.2187081⟩. ⟨lirmm-00806776⟩

Share

Metrics

Record views

290

Files downloads

612