Power-Aware Testing and Test Strategies for Low Power Devices - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Proceedings Year : 2012

Power-Aware Testing and Test Strategies for Low Power Devices


Managing the power consumption of circuits and systems is now considered one of the most important challenges for the semiconductor industry. Elaborate power management strategies, such as dynamic voltage scaling, clock gating or power gating techniques, are used today to control the power dissipation during functional operation. The usage of these strategies has various implications on manufacturing test, and power-aware test is therefore increasingly becoming a major consideration during design-for-test and test preparation for low power devices. This book explores existing solutions for power-aware test and design-for-test of conventional circuits and systems, and surveys test strategies and EDA solutions for testing low power devices.
Fichier principal
Vignette du fichier
Handout_Girard_Nicolici_Wen_-_ATS_2012_2012-10-31.pdf (3.05 Mo) Télécharger le fichier
Origin Files produced by the author(s)

Dates and versions

lirmm-00820737 , version 1 (06-05-2013)


  • HAL Id : lirmm-00820737 , version 1


Patrick Girard, Nicola Nicolici, Xiaoqing Wen. Power-Aware Testing and Test Strategies for Low Power Devices. ATS: Asian Test Symposium, Nov 2012, Niigata, Japan. Springer, 2012, 978-1-4419-0928-2. ⟨lirmm-00820737⟩
258 View
1541 Download


Gmail Mastodon Facebook X LinkedIn More