Power-Aware Testing and Test Strategies for Low Power Devices

Abstract : Managing the power consumption of circuits and systems is now considered one of the most important challenges for the semiconductor industry. Elaborate power management strategies, such as dynamic voltage scaling, clock gating or power gating techniques, are used today to control the power dissipation during functional operation. The usage of these strategies has various implications on manufacturing test, and power-aware test is therefore increasingly becoming a major consideration during design-for-test and test preparation for low power devices. This book explores existing solutions for power-aware test and design-for-test of conventional circuits and systems, and surveys test strategies and EDA solutions for testing low power devices.
Type de document :
Direction d'ouvrage, Proceedings, Dossier
ATS: Asian Test Symposium, Nov 2012, Niigata, Japan. Springer, 2012, 978-1-4419-0928-2. 〈http://aries3a.cse.kyutech.ac.jp/~ats12/〉
Liste complète des métadonnées

Littérature citée [3 références]  Voir  Masquer  Télécharger

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00820737
Contributeur : Patrick Girard <>
Soumis le : lundi 6 mai 2013 - 15:18:15
Dernière modification le : jeudi 11 janvier 2018 - 06:27:19
Document(s) archivé(s) le : lundi 19 août 2013 - 15:30:48

Fichier

Handout_Girard_Nicolici_Wen_-_...
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : lirmm-00820737, version 1

Collections

Citation

Patrick Girard, Nicola Nicolici, Xiaoqing Wen. Power-Aware Testing and Test Strategies for Low Power Devices. ATS: Asian Test Symposium, Nov 2012, Niigata, Japan. Springer, 2012, 978-1-4419-0928-2. 〈http://aries3a.cse.kyutech.ac.jp/~ats12/〉. 〈lirmm-00820737〉

Partager

Métriques

Consultations de la notice

112

Téléchargements de fichiers

1379