Skip to Main content Skip to Navigation

Cellule mémoire volatile/non-volatile compacte

Abstract : The invention concerns a memory device comprising at least one memory cell comprising: a first transistor (102) coupled between a first storage node (106) and a first supply voltage (GND, VDD); a second transistor (104) coupled between a second storage node (108) and said first supply voltage, control terminals of the first and second transistors being coupled to the second and first storage nodes respectively; and a single resistance switching element (202), wherein said single resistive switching element is coupled in series with said first transistor and is programmable to have one of first and second resistances (Rmin, Rmax), wherein said first storage node is coupled to a first access line (BL) via a third transistor (110, 810) connected to said first storage node, and said second storage node is coupled to a second access line (BLB) via a fourth transistor (112, 812) connected to said second storage node.
Complete list of metadata
Contributor : Isabelle Gouat Connect in order to contact the contributor
Submitted on : Thursday, September 12, 2013 - 7:07:07 PM
Last modification on : Friday, August 5, 2022 - 10:48:02 AM


  • HAL Id : lirmm-00861513, version 1



Yoann Guillemenet, Lionel Torres. Cellule mémoire volatile/non-volatile compacte. France, N° de brevet: FR2970593 (B1) WO/2012/098197 (A1). 2013, pp.N/A. ⟨lirmm-00861513⟩



Record views