Voltage scaling and aging effects on soft error rate in SRAM-based FPGAs

Abstract : This work investigates the effects of aging and voltage scaling in neutron-induced bit-flip in SRAM-based Field Programmable Gate Array (FPGA). Experimental results show that aging and voltage scaling can increase in at least two times the susceptibility of SRAM-based FPGAs to Soft Error Rate (SER). These results are innovative, because they combine three real effects that occur in programmable circuits operating at ground-level applications. In addition, a model at electrical level for aging, soft error and different voltages in SRAM memory cells was described to investigate by simulation in more details the effects observed at the practical neutron irradiation experiment. Results can guide designers to predict soft error effects during the lifetime of devices operating in different power supply mode.
Complete list of metadatas

Cited literature [18 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01138923
Contributor : Florent Bruguier <>
Submitted on : Friday, April 3, 2015 - 9:35:40 AM
Last modification on : Thursday, February 7, 2019 - 5:04:14 PM
Long-term archiving on : Tuesday, April 18, 2017 - 9:44:13 AM

File

Voltage scaling and aging effe...
Publisher files allowed on an open archive

Identifiers

Collections

Citation

Fernanda Lima Kastensmidt, Jorge Tonfat, Thiago Hanna Both, Paolo Rech, Gilson Wirth, et al.. Voltage scaling and aging effects on soft error rate in SRAM-based FPGAs. Microelectronics Reliability, Elsevier, 2014, 54 (9-10), pp.2344-2348. ⟨10.1016/j.microrel.2014.07.100⟩. ⟨lirmm-01138923⟩

Share

Metrics

Record views

542

Files downloads

1243