Voltage scaling and aging effects on soft error rate in SRAM-based FPGAs

Abstract : This work investigates the effects of aging and voltage scaling in neutron-induced bit-flip in SRAM-based Field Programmable Gate Array (FPGA). Experimental results show that aging and voltage scaling can increase in at least two times the susceptibility of SRAM-based FPGAs to Soft Error Rate (SER). These results are innovative, because they combine three real effects that occur in programmable circuits operating at ground-level applications. In addition, a model at electrical level for aging, soft error and different voltages in SRAM memory cells was described to investigate by simulation in more details the effects observed at the practical neutron irradiation experiment. Results can guide designers to predict soft error effects during the lifetime of devices operating in different power supply mode.
Type de document :
Article dans une revue
Microelectronics Reliability, Elsevier, 2014, 54 (9-10), pp.2344-2348. 〈10.1016/j.microrel.2014.07.100〉
Liste complète des métadonnées

Littérature citée [18 références]  Voir  Masquer  Télécharger

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01138923
Contributeur : Florent Bruguier <>
Soumis le : vendredi 3 avril 2015 - 09:35:40
Dernière modification le : jeudi 28 juin 2018 - 15:12:04
Document(s) archivé(s) le : mardi 18 avril 2017 - 09:44:13

Fichier

Voltage scaling and aging effe...
Fichiers éditeurs autorisés sur une archive ouverte

Identifiants

Collections

Citation

Fernanda Lima Kastensmidt, Jorge Tonfat, Thiago Hanna Both, Paolo Rech, Gilson Wirth, et al.. Voltage scaling and aging effects on soft error rate in SRAM-based FPGAs. Microelectronics Reliability, Elsevier, 2014, 54 (9-10), pp.2344-2348. 〈10.1016/j.microrel.2014.07.100〉. 〈lirmm-01138923〉

Partager

Métriques

Consultations de la notice

269

Téléchargements de fichiers

724