Numerical Reproducibility for the Parallel Reduction on Multi- and Many-Core Architectures

Sylvain Collange 1 David Defour 2 Stef Graillat 3 Roman Iakymchuk 3, 4
1 ALF - Amdahl's Law is Forever
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
2 DALI - Digits, Architectures et Logiciels Informatiques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier, UPVD - Université de Perpignan Via Domitia
3 PEQUAN - Performance et Qualité des Algorithmes Numériques
LIP6 - Laboratoire d'Informatique de Paris 6
Abstract : On modern multi-core, many-core, and heterogeneous architectures, floating-point computations, especially reductions, may become non-deterministic and, therefore, non-reproducible mainly due to the non-associativity of floating-point operations. We introduce an approach to compute the correctly rounded sums of large floating-point vectors accurately and efficiently, achieving deterministic results by construction. Our multi-level algorithm consists of two main stages: first, a filtering stage that relies on fast vectorized floating-point expansion; second, an accumulation stage based on superaccumulators in a high-radix carry-save representation. We present implementations on recent Intel desktop and server processors, Intel Xeon Phi co-processors, and both AMD and NVIDIA GPUs. We show that numerical reproducibility and bit-perfect accuracy can be achieved at no additional cost for large sums that have dynamic ranges of up to 90 orders of magnitude by leveraging arithmetic units that are left underused by standard reduction algorithms.
Type de document :
Article dans une revue
Parallel Computing, Elsevier, 2015, 49, pp.83-97. <10.1016/j.parco.2015.09.001>
Liste complète des métadonnées
Contributeur : David Defour <>
Soumis le : lundi 28 septembre 2015 - 20:21:43
Dernière modification le : mercredi 2 août 2017 - 10:11:54



Sylvain Collange, David Defour, Stef Graillat, Roman Iakymchuk. Numerical Reproducibility for the Parallel Reduction on Multi- and Many-Core Architectures. Parallel Computing, Elsevier, 2015, 49, pp.83-97. <10.1016/j.parco.2015.09.001>. <lirmm-01206348>



Consultations de la notice