Hardware Trojan Prevention using Layout-Level Design Approach

Abstract : Hardware Trojans (HTs) are ultimately a dangerous threat in semiconductor industry. The serious impact of HTs in security applications and global economy brings extreme importance to their detection and prevention techniques. This paper focuses on developing a HT prevention techniques through a layout level design approach. The principle is to let no available space on silicon for an attacker to insert a HT. Experiments determine the maximum occupational rate and critical empty spaces while filling with standard cells. The proposed technique makes HT insertion nearly impossible.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01234072
Contributor : Giorgio Di Natale <>
Submitted on : Thursday, July 25, 2019 - 12:26:47 PM
Last modification on : Thursday, July 25, 2019 - 1:24:28 PM

File

HTpreventionusinglayoutlevedes...
Files produced by the author(s)

Identifiers

Collections

Citation

Papa-Sidy Ba, Manikandan Palanichamy, Sophie Dupuis, Marie-Lise Flottes, Giorgio Di Natale, et al.. Hardware Trojan Prevention using Layout-Level Design Approach. ECCTD: European Conference on Circuit Theory and Design, Aug 2015, Trondheim, Norway. ⟨10.1109/ECCTD.2015.7300093⟩. ⟨lirmm-01234072⟩

Share

Metrics

Record views

157

Files downloads

26