Testing PUF-Based Secure Key Storage Circuits

Mafalda Cortez 1 Gijs Roelofs 1 Said Hamdioui 1 Giorgio Di Natale 2
2 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Design for test is an integral part of any VLSI chip. However, for secure systems extra precautions have to be taken to prevent that the test circuitry could reveal secret information. This paper addresses secure test for Physical Unclonable Function based systems. In particular it provides the testability analysis and a secure Built-In Self-Test (BIST) solution for Fuzzy Extractor (FE) which is the main component of PUF-based systems. The scheme targets high stuck-at-fault (SAF) coverage by performing scan-chain free functional testing, to prevent scan-chain abuse for attacks. The scheme reuses existing FE sub-blocks (for pattern generation and compression) to minimize the area overhead. The scheme is integrated in FE design and simulated; the results show that a SAF fault coverage of 95.1% can be realized with no more than 50k clock cycles at the cost of a negligible area overhead of only 2.2%. Higher fault coverage is possible to realize at extra cost.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01234141
Contributor : Giorgio Di Natale <>
Submitted on : Thursday, November 26, 2015 - 11:55:56 AM
Last modification on : Monday, July 22, 2019 - 10:33:45 AM

Identifiers

Collections

Citation

Mafalda Cortez, Gijs Roelofs, Said Hamdioui, Giorgio Di Natale. Testing PUF-Based Secure Key Storage Circuits. DATE: Design, Automation and Test in Europe, Mar 2014, Dresden, Germany. ⟨10.7873/DATE.2014.207⟩. ⟨lirmm-01234141⟩

Share

Metrics

Record views

131