Testing PUF-Based Secure Key Storage Circuits - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2014

Testing PUF-Based Secure Key Storage Circuits

Abstract

Design for test is an integral part of any VLSI chip. However, for secure systems extra precautions have to be taken to prevent that the test circuitry could reveal secret information. This paper addresses secure test for Physical Unclonable Function based systems. In particular it provides the testability analysis and a secure Built-In Self-Test (BIST) solution for Fuzzy Extractor (FE) which is the main component of PUF-based systems. The scheme targets high stuck-at-fault (SAF) coverage by performing scan-chain free functional testing, to prevent scan-chain abuse for attacks. The scheme reuses existing FE sub-blocks (for pattern generation and compression) to minimize the area overhead. The scheme is integrated in FE design and simulated; the results show that a SAF fault coverage of 95.1% can be realized with no more than 50k clock cycles at the cost of a negligible area overhead of only 2.2%. Higher fault coverage is possible to realize at extra cost.
Fichier principal
Vignette du fichier
1395_testing_pufbased_secure_key_storage_circuits.pdf (390.94 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-01234141 , version 1 (31-01-2022)

Identifiers

Cite

Mafalda Cortez, Gijs Roelofs, Said Hamdioui, Giorgio Di Natale. Testing PUF-Based Secure Key Storage Circuits. DATE 2014 - 17th Design, Automation and Test in Europe Conference and Exhibition, Mar 2014, Dresden, Germany. ⟨10.7873/DATE.2014.207⟩. ⟨lirmm-01234141⟩
129 View
42 Download

Altmetric

Share

Gmail Facebook X LinkedIn More