A Delay Probability Metric for Input Pattern Ranking Under Process Variation and Supply Noise

Anu Asokan 1 Aida Todri-Sanial 1 Alberto Bosio 1 Luigi Dilillo 1 Patrick Girard 1 Serge Pravossoudovitch 1 Arnaud Virazel 1
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Ongoing technology scaling has increased delay defects in integrated circuits. Some of the delay defects are due to crosstalk, supply noise, process variations, etc. They degrade the performance and field reliability of circuits. However, testing the circuits with path delay patterns under worst-case conditions helps to detect such defects. Estimation of patterns with worst-case path delay becomes difficult using the conventional techniques due to their unpredictable behavior. In this paper, we first describe the problem and then propose our approach in identifying a worst-case path delay pattern under the impact of process variations and supply noise. A delay probability metric ispresented in this work, for an efficient identification of worst-case path delay pattern, which is the basis of our ranking method. The simulation results of ITC'99 benchmark circuits show the feasibility of our delay probability metric. 9-11 July 2014 Tampa, FL
Type de document :
Communication dans un congrès
ISVLSI: IEEE Computer Society Annual Symposium on VLSI, Jul 2014, Tampa, FL, United States. VLSI (ISVLSI), 2014 IEEE Computer Society Annual Symposium on, pp.226-231, 2014, 〈10.1109/ISVLSI.2014.42〉
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01248592
Contributeur : Aida Todri-Sanial <>
Soumis le : dimanche 27 décembre 2015 - 21:41:27
Dernière modification le : jeudi 11 janvier 2018 - 02:08:13

Identifiants

Collections

Citation

Anu Asokan, Aida Todri-Sanial, Alberto Bosio, Luigi Dilillo, Patrick Girard, et al.. A Delay Probability Metric for Input Pattern Ranking Under Process Variation and Supply Noise. ISVLSI: IEEE Computer Society Annual Symposium on VLSI, Jul 2014, Tampa, FL, United States. VLSI (ISVLSI), 2014 IEEE Computer Society Annual Symposium on, pp.226-231, 2014, 〈10.1109/ISVLSI.2014.42〉. 〈lirmm-01248592〉

Partager

Métriques

Consultations de la notice

51