Exploring potentials of perpendicular magnetic anisotropy STT-MRAM for cache design - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2014

Exploring potentials of perpendicular magnetic anisotropy STT-MRAM for cache design

Abstract

Traditional CMOS integrated circuits suffer from elevated power consumption as technology node advances. A few emerging technologies are proposed to deal with this issue. Among them, STT-MRAM is one of the most important candidates for future on-chip cache design. However, most STT-MRAM based architecture level evaluations focus on in-plane magnetic anisotropy effect. In the paper, we evaluate the most advanced perpendicular magnetic anisotropy (PMA) STT-MRAM for on-chip cache design in terms of performance, area and power consumption perspectively. The experimental results show that PMA STT-MRAM has higher power efficiency compared to SRAM as well as desirable scalability with technology node shrinking.
Fichier principal
Vignette du fichier
icsict.pdf (324.37 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

lirmm-01248593 , version 1 (17-07-2019)

Identifiers

Cite

Xiaolong Zhang, Yuanqing Cheng, Weisheng Zhao, Youguang Zhang, Aida Todri-Sanial. Exploring potentials of perpendicular magnetic anisotropy STT-MRAM for cache design. ICSICT: International Conference on Solid-State and Integrated Circuit Technology, Oct 2014, Guilin, China. ⟨10.1109/ICSICT.2014.7021342⟩. ⟨lirmm-01248593⟩
195 View
171 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More