Analysing the Impact of Aging and Voltage Scaling under Neutron-induced Soft Error Rate in SRAM-based FPGAs

Abstract : This work investigates the effects of aging and voltage scaling in neutron-induced bit-flip in SRAM-based Field Programmable Gate Array (FPGA). Experimental results show that aging and voltage scaling can increase in at least two times the susceptibility of SRAM-based FPGAs to Soft Error Rate (SER). These results are innovative, because they combine three real effects that occur in programmable circuits operating at ground-level applications. In addition, a model at electrical level for aging, soft error and different voltages in SRAM memory cells was described to investigate by simulation in more details the effects observed at the practical neutron irradiation experiment. Results can guide designers to predict soft error effects during the lifetime of devices operating in different power supply mode.
Complete list of metadatas

Cited literature [18 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01253184
Contributor : Florent Bruguier <>
Submitted on : Tuesday, January 12, 2016 - 5:07:59 PM
Last modification on : Thursday, February 7, 2019 - 2:35:59 PM
Long-term archiving on : Friday, April 15, 2016 - 7:20:14 PM

File

esref 2014_kastensmidt_full_fi...
Files produced by the author(s)

Identifiers

  • HAL Id : lirmm-01253184, version 1

Collections

Citation

Fernanda Lima Kastensmidt, Tonfat Jorge, Thiago Both, Paolo Rech, Gilson Wirth, et al.. Analysing the Impact of Aging and Voltage Scaling under Neutron-induced Soft Error Rate in SRAM-based FPGAs. ESREF: European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, Sep 2014, Berlin, Germany. ⟨lirmm-01253184⟩

Share

Metrics

Record views

176

Files downloads

292