Exploration of Magnetic RAM Based Memory Hierarchy for Multicore Architecture

Sophiane Senni 1 Lionel Torres 1 Gilles Sassatelli 1 Anastasiia Butko 1 Bruno Mussard 2
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Today's memory systems mainly integrate SRAM, DRAM and FLASH technologies. SRAM and DRAM are generally used for cache and working memory, while FLASH memory is used for non-volatile storage at low speed. But all are facing to manufacturing constraints in the most advanced node, which compromises further evolution. Besides, with the increasing size of the memory system, a significant portion of the total system power is spent into memories. Magnetic RAM (MRAM) technology is a very attractive alternative offering simultaneously reasonable performance and power consumption efficiency, high density and non-volatility. While MRAM is always under severe investigation to improve manufacturing process, the state of the art shows that this memory technology can be accessed in less than 5ns with a read/write dynamic energy not so far to SRAM dynamic energy. Besides, non-volatility of MRAM can be used for optimizing leakage current thanks to instant on/off policies. This paper demonstrates how current characteristics of MRAM can be used into memory hierarchy of multiprocessor chips (CMPs). The goal is to highlight the interest to use MRAM for cache memory in order to keep overall application performance saving static power.
Document type :
Poster communications
Complete list of metadatas

Cited literature [11 references]  Display  Hide  Download

Contributor : Sophiane Senni <>
Submitted on : Saturday, January 9, 2016 - 7:29:00 PM
Last modification on : Wednesday, October 10, 2018 - 1:48:44 PM
Long-term archiving on : Thursday, November 10, 2016 - 10:49:46 PM


Files produced by the author(s)




Sophiane Senni, Lionel Torres, Gilles Sassatelli, Anastasiia Butko, Bruno Mussard. Exploration of Magnetic RAM Based Memory Hierarchy for Multicore Architecture. ISVLSI: International Symposium on Very Large Scale Integration, Jul 2014, Tampa, FL, United States. pp.248-251, 2014, ⟨10.1109/ISVLSI.2014.29⟩. ⟨lirmm-01253350⟩



Record views


Files downloads