Design space exploration and optimization of a Hybrid Fault-Tolerant Architecture

Abstract : Fault-tolerant architectures have been widely used in industry to prevent circuit reliability from becoming a bottleneck for the development of robust high-performance and low-power systems. One such solution is a Hybrid Fault-Tolerant Architecture that offers benefits such as low power and lifetime reliability improvement. However, it has been identified that there is room of improvement in efficiency. Thus, in this paper we present design space exploration and optimization of the Hybrid Fault-Tolerant Architecture. The study involves application of four design variants to some ITC benchmark circuits as case study. Experimental results compare the initial and optimized designs and show that the proposed optimizations offer around 65% reduction in terms of area, about 55% power saving and 87% less performance overhead as compared to the initial design without any penalty of the fault tolerance capability.
Type de document :
Communication dans un congrès
IOLTS: International On-Line Testing Symposium, Jul 2015, Halkidiki, Greece. On-Line Testing Symposium (IOLTS), 2015 IEEE 21st International, pp.89-94, 2015, 〈http://tima.imag.fr/conferences/iolts/iolts15/〉. 〈10.1109/IOLTS.2015.7229838〉
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01272735
Contributeur : <>
Soumis le : mardi 17 mai 2016 - 14:18:50
Dernière modification le : jeudi 24 mai 2018 - 15:59:25

Identifiants

Collections

Citation

Imran Wali, Arnaud Virazel, Alberto Bosio, Patrick Girard, Matteo Sonza Reorda. Design space exploration and optimization of a Hybrid Fault-Tolerant Architecture. IOLTS: International On-Line Testing Symposium, Jul 2015, Halkidiki, Greece. On-Line Testing Symposium (IOLTS), 2015 IEEE 21st International, pp.89-94, 2015, 〈http://tima.imag.fr/conferences/iolts/iolts15/〉. 〈10.1109/IOLTS.2015.7229838〉. 〈lirmm-01272735〉

Partager

Métriques

Consultations de la notice

76