An ATPG Flow to Generate Crosstalk-Aware Path Delay Pattern

Anu Asokan 1 Alberto Bosio 1 Arnaud Virazel 1 Luigi Dilillo 1 Patrick Girard 1 Serge Pravossoudovitch 1
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : With technology scaling, the growing impact of signal integrity issues imposes significant challenges in integrated circuit testing. They cause delay in the supply and ground networks, cross talk noise between multiple interconnects, variations in substrate and thermal noise parameters of the circuit, etc. Therefore, the consideration of signal integrity issues during pattern generation ensures a better path delay fault coverage. In this paper, we propose a constrained Automatic Test Pattern Generation(ATPG) flow to test path delay fault by simultaneously coupling multiple aggressors surrounding a delay sensitive victim path. This flow uses the most effective aggressors for pattern generation based on cross talk information predetermined from the layout of the circuit. We developed the constrained ATPG flow by customizing the existing scan-based techniques to generate functionally testable path delay faults. The proposed ATPG flow is applied to ITC'99 benchmark circuits. The comparison results with SPICE-based simulations shows the effectiveness of our pattern in determining worst-case path delay and also in terms of computation time.
Type de document :
Communication dans un congrès
ISVLSI: IEEE Computer Society Annual Symposium on VLSI, Jul 2015, Montpellier, France. pp.515-520, 2015, 〈10.1109/ISVLSI.2015.99〉
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01272933
Contributeur : <>
Soumis le : mardi 17 mai 2016 - 15:25:16
Dernière modification le : jeudi 28 juin 2018 - 18:44:04

Identifiants

Collections

Citation

Anu Asokan, Alberto Bosio, Arnaud Virazel, Luigi Dilillo, Patrick Girard, et al.. An ATPG Flow to Generate Crosstalk-Aware Path Delay Pattern. ISVLSI: IEEE Computer Society Annual Symposium on VLSI, Jul 2015, Montpellier, France. pp.515-520, 2015, 〈10.1109/ISVLSI.2015.99〉. 〈lirmm-01272933〉

Partager

Métriques

Consultations de la notice

121