An ATPG Flow to Generate Crosstalk-Aware Path Delay Pattern

Anu Asokan 1 Alberto Bosio 1 Arnaud Virazel 1 Luigi Dilillo 1 Patrick Girard 1 Serge Pravossoudovitch 1
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : With technology scaling, the growing impact of signal integrity issues imposes significant challenges in integrated circuit testing. They cause delay in the supply and ground networks, cross talk noise between multiple interconnects, variations in substrate and thermal noise parameters of the circuit, etc. Therefore, the consideration of signal integrity issues during pattern generation ensures a better path delay fault coverage. In this paper, we propose a constrained Automatic Test Pattern Generation(ATPG) flow to test path delay fault by simultaneously coupling multiple aggressors surrounding a delay sensitive victim path. This flow uses the most effective aggressors for pattern generation based on cross talk information predetermined from the layout of the circuit. We developed the constrained ATPG flow by customizing the existing scan-based techniques to generate functionally testable path delay faults. The proposed ATPG flow is applied to ITC'99 benchmark circuits. The comparison results with SPICE-based simulations shows the effectiveness of our pattern in determining worst-case path delay and also in terms of computation time.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01272933
Contributor : <>
Submitted on : Tuesday, May 17, 2016 - 3:25:16 PM
Last modification on : Wednesday, August 28, 2019 - 3:46:02 PM

Identifiers

Collections

Citation

Anu Asokan, Alberto Bosio, Arnaud Virazel, Luigi Dilillo, Patrick Girard, et al.. An ATPG Flow to Generate Crosstalk-Aware Path Delay Pattern. ISVLSI: International Symposium on Very Large Scale Integration, Jul 2015, Montpellier, France. pp.515-520, ⟨10.1109/ISVLSI.2015.99⟩. ⟨lirmm-01272933⟩

Share

Metrics

Record views

191