An Experimental Comparative Study of Fault-Tolerant Architectures

Imran Wali 1 Arnaud Virazel 1 Alberto Bosio 1 Patrick Girard 1
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : This paper provides a comparative study based on experiments performed on four similar fault-tolerant architectures intended to reduce errors caused due to faults in combinational logic parts of microelectronic circuits and systems. The compared merits include area, power, performance and fault tolerance capability. The experimental results show that the improved Hybrid Fault-Tolerant Architecture can handle transient faults as effectively as Partial-TMR and exhibits permanent fault tolerance capability similar to that of Full-TMR. It offers 11.8% and 20.5% power saving compared to Partial and Full-TMR respectively. Furthermore, it can handle the fault accumulation effect better than TMR, hence an ideal candidate for low-power long duration mission-critical applications.
Complete list of metadatas

Cited literature [22 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01354754
Contributor : Caroline Lebrun <>
Submitted on : Friday, August 19, 2016 - 2:06:26 PM
Last modification on : Wednesday, August 28, 2019 - 3:46:02 PM
Long-term archiving on : Sunday, November 20, 2016 - 10:25:56 AM

File

valid_2015_1_10_40053.pdf
Publisher files allowed on an open archive

Identifiers

  • HAL Id : lirmm-01354754, version 1

Collections

Citation

Imran Wali, Arnaud Virazel, Alberto Bosio, Patrick Girard. An Experimental Comparative Study of Fault-Tolerant Architectures. VALID: Advances in System Testing and Validation Lifecycle, Nov 2015, Barcelone, Spain. pp.1-6. ⟨lirmm-01354754⟩

Share

Metrics

Record views

132

Files downloads

228