Impact of VT and Body-Biasing on Resistive short detection in 28nm UTBB FDSOI – LVT and RVT configurations

Amit Karel 1 Mariane Comte 1 Jean-Marc Galliere 1 Florence Azaïs 1 Michel Renovell 1
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : In this paper, we analyse the impact of voltage, temperature and body-biasing on the detection of resistive short defects for low-VT (LVT) and regular-VT (RVT) configurations of a 28nm UTBB FDSOI (Ultra-Thin Body & BOX Fully-Depleted Silicon-on-Insulator) technology. We implemented a similar design in each configuration and compared their electrical behaviors with the same resistive short defect. In addition, this work focuses on determining the individual as well as the combined improvements brought by voltage, temperature and body-biasing settings for achieving the maximum coverage of the resistive short defects.
Type de document :
Communication dans un congrès
ISVLSI: IEEE Computer Society Annual Symposium on VLSI, Jul 2016, Pittsburgh, United States. Proc. IEEE Computer Society Annual Symposium on VLSI (ISVLSI’16), 2016, 〈http://www.eng.ucy.ac.cy/theocharides/isvlsi16/cfp.html〉. 〈10.1109/ISVLSI.2016.102〉
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01374292
Contributeur : Florence Azais <>
Soumis le : vendredi 30 septembre 2016 - 11:14:05
Dernière modification le : vendredi 20 juillet 2018 - 12:34:01

Identifiants

Collections

Citation

Amit Karel, Mariane Comte, Jean-Marc Galliere, Florence Azaïs, Michel Renovell. Impact of VT and Body-Biasing on Resistive short detection in 28nm UTBB FDSOI – LVT and RVT configurations. ISVLSI: IEEE Computer Society Annual Symposium on VLSI, Jul 2016, Pittsburgh, United States. Proc. IEEE Computer Society Annual Symposium on VLSI (ISVLSI’16), 2016, 〈http://www.eng.ucy.ac.cy/theocharides/isvlsi16/cfp.html〉. 〈10.1109/ISVLSI.2016.102〉. 〈lirmm-01374292〉

Partager

Métriques

Consultations de la notice

45