Skip to Main content Skip to Navigation
Journal articles

A Design-Time Method for Building Cost-Effective Run-Time Power Monitoring

Mohamad Najem 1 Pascal Benoit 1 Mohamad El Ahmad 1 Gilles Sassatelli 1 Lionel Torres 1 
1 ADAC - ADAptive Computing
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : The emergence of power as a first-class design constraint has fueled the proposal of a growing number of optimization techniques, seeking the best trade-off to reach the maximum energy efficiency. Effective adaptation strategies depend critically on the monitoring method as an incorrect assessment of the system’s state will result in poor decision making. Yet it is indeed a fundamental issue: how to get a precise estimation of the system’s state, and especially in a cost-effective way? We address this question for the self-observation of the power consumption. We develop a method that combines several data mining algorithms to monitor the toggling activity on a few relevant signals selected at the RT-level. Our approach is based on a generic flow that is able to produce a power model for any RTL circuit on any technology. This contribution is evaluated on a System on Chip (SoC) RTL model implemented on an FPGA technology. The experiments demonstrate that the proposed method achieves the accuracy of analog power sensors (error lower than 1%) at a finer granularity and in a cost-effective way.
Complete list of metadata

Cited literature [33 references]  Display  Hide  Download
Contributor : Mohamad EL AHMAD Connect in order to contact the contributor
Submitted on : Wednesday, March 27, 2019 - 11:45:03 AM
Last modification on : Friday, August 5, 2022 - 3:02:14 PM
Long-term archiving on: : Friday, June 28, 2019 - 1:34:38 PM


Publisher files allowed on an open archive




Mohamad Najem, Pascal Benoit, Mohamad El Ahmad, Gilles Sassatelli, Lionel Torres. A Design-Time Method for Building Cost-Effective Run-Time Power Monitoring. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, IEEE, 2017, 36 (7), pp.1153-1166. ⟨10.1109/TCAD.2016.2614347⟩. ⟨lirmm-01384551⟩



Record views


Files downloads