An SEU Tolerant MRAM based non-volatile asynchronous circuit design
Résumé
This work proposes a novel SEU tolerant circuit design based on asynchronous communica- tion coupled with magnetic memory, MRAM, and SOI process that can detect and correct single or multiple errors without triplication of the circuit.