Methodology for Power Mode selection in FD-SOI circuits with DVFS and Dynamic Body Biasing

Abstract : Embedded systems need ever increasing computational performances. Since they have limited energy resources, power consumption has to be minimized. Dynamic Voltage and Frequency Scaling (DVFS) techniques combined with Body Biasing techniques decrease the power consumption of a chip by providing just enough computational performance to the chip so as to finish the task at its deadline. A Power Mode (PM) is defined with the clock frequency F applied to the chip and the power P consumed by the chip. Executing tasks with the 2 neighbor frequencies of the target frequency should minimize the power consumption. Unfortunately, this choice is not always optimal since the set of available PMs may not fulfil the convexity property anymore when 3 actuators are considered. Here, a method is proposed to tackle this issue. PMs are selected to form a discretely convex subset. Results for a ring oscillator in FD-SOI exemplify that the proposed approach can save power consumption.
Complete list of metadatas
Contributor : Caroline Lebrun <>
Submitted on : Wednesday, December 21, 2016 - 1:41:07 PM
Last modification on : Monday, February 25, 2019 - 4:34:20 PM
Long-term archiving on : Tuesday, March 21, 2017 - 6:48:44 AM


Publisher files allowed on an open archive




Yeter Akgul, Diego Puschini, Suzanne Lesecq, Edith Beigne, Pascal Benoit, et al.. Methodology for Power Mode selection in FD-SOI circuits with DVFS and Dynamic Body Biasing. PATMOS: Power and Timing Modeling, Optimization and Simulation, Sep 2013, Karlsruhe, Germany. pp.199-206, ⟨10.1109/PATMOS.2013.6662174⟩. ⟨lirmm-01421006⟩



Record views


Files downloads