Power management through DVFS and dynamic body biasing in FD-SOI circuits

Abstract : The emerging SOI technologies provide an increased body bias range compared to traditional bulk technologies, opening new opportunities. From the power management perspective, a new degree of freedom is added to the supply voltage and clock frequency variation, increasing the complexity of the power optimization problem. In this paper, a method is proposed to manage the power consumed in an FD-SOI circuit through supply and body bias voltages, and clock frequency variation. Results for a Digital Signal Processor in STMicroelectronics 28nm FD-SOI technology show that the power reduction ratio can reach 17%.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01421009
Contributor : Caroline Lebrun <>
Submitted on : Wednesday, December 21, 2016 - 1:48:31 PM
Last modification on : Friday, September 13, 2019 - 8:38:03 PM

Identifiers

Collections

Citation

Yeter Akgul, Diego Puschini, Suzanne Lesecq, Edith Beigné, Ivan Miro-Panades, et al.. Power management through DVFS and dynamic body biasing in FD-SOI circuits. DAC: Design Automation Conference, Jun 2014, San Francisco, United States. pp.1-6, ⟨10.1145/2593069.2593185⟩. ⟨lirmm-01421009⟩

Share

Metrics

Record views

312