Improving the Functional Test Delay Fault Coverage: A Microprocessor Case Study

Abstract : Functional test guarantees that the circuit is tested under normal conditions, thus avoiding any over-as well as under-test issues. This work is based on the use of Software-Based-Self-Test that allows a special application of functional test to the processor-based systems. This strategy applies the so-called functional test programs that are executed by the processor to guarantee a given fault coverage. The main goal of this paper is to investigate a methodology to improve the delay fault coverage of a given test set of functional test programs. We propose to exploit existing Design-for-Test architecture to apply in a smarter way the functional programs. Then, we combine those programs with the classical at-speed LOC and LOS delay fault testing schemes to further increase the delay fault coverage. Results show that it is possible to achieve a global test solution able to maximize the delay fault coverage.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01446917
Contributor : Caroline Lebrun <>
Submitted on : Thursday, January 26, 2017 - 2:20:16 PM
Last modification on : Wednesday, August 28, 2019 - 3:46:02 PM

Identifiers

Collections

Citation

Aymen Touati, Alberto Bosio, Patrick Girard, Arnaud Virazel, Paolo Bernardi, et al.. Improving the Functional Test Delay Fault Coverage: A Microprocessor Case Study. ISVLSI: International Symposium on Very Large Scale Integration, Jul 2016, Pittsburgh, PA, United States. pp.731-736, ⟨10.1109/ISVLSI.2016.42 ⟩. ⟨lirmm-01446917⟩

Share

Metrics

Record views

167