Skip to Main content Skip to Navigation
Conference papers

A novel SRAM -STT-MRAM hybrid cache implementation improving cache performance

Odilia Coi 1 Guillaume Patrigeon 1 Sophiane Senni 1 Lionel Torres 1 Pascal Benoit 1
1 ADAC - ADAptive Computing
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Memories are currently a real bottleneck to design high speed and energy-efficient systems-on-chip. A significant increase of the performance gap between processors and memories is observed. On the other hand, an important proportion of total power is spent on memory systems due to the increasing trend of embedding volatile memory into systems-on-chip. For these reasons, STT-MRAM (Spin-Transfer Torque Magnetic Random Access Memory) is seen as a promising alternative solution to traditional SRAM (Static Random Access Memory) thanks to its negligible leakage current, high density, and non-volatility. Nevertheless, the strategy of the same footprint replacement is constrained by the high write energy/latency of STT-MRAM. This paper performs a fine-grained evaluation of the cache organization to propose a hybrid cache memory architecture including both SRAM and STT-MRAM technologies.
Keywords : Hybrid caches STT-MRAM
Complete list of metadata

Cited literature [13 references]  Display  Hide  Download
Contributor : Guillaume Patrigeon Connect in order to contact the contributor
Submitted on : Wednesday, June 28, 2017 - 11:38:25 AM
Last modification on : Wednesday, November 3, 2021 - 7:45:28 AM
Long-term archiving on: : Wednesday, January 17, 2018 - 11:13:11 PM


A novel SRAM - STT-MRAM hybrid...
Files produced by the author(s)




Odilia Coi, Guillaume Patrigeon, Sophiane Senni, Lionel Torres, Pascal Benoit. A novel SRAM -STT-MRAM hybrid cache implementation improving cache performance. NANOARCH: Nanoscale Architectures, Jul 2017, Newport, United States. pp.39-44, ⟨10.1109/NANOARCH.2017.8053704⟩. ⟨lirmm-01548938⟩



Les métriques sont temporairement indisponibles