A novel SRAM -STT-MRAM hybrid cache implementation improving cache performance

Odilia Coi 1 Guillaume Patrigeon 1 Sophiane Senni 1 Lionel Torres 1 Pascal Benoit 1
1 ADAC - ADAptive Computing
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Memories are currently a real bottleneck to design high speed and energy-efficient systems-on-chip. A significant increase of the performance gap between processors and memories is observed. On the other hand, an important proportion of total power is spent on memory systems due to the increasing trend of embedding volatile memory into systems-on-chip. For these reasons, STT-MRAM (Spin-Transfer Torque Magnetic Random Access Memory) is seen as a promising alternative solution to traditional SRAM (Static Random Access Memory) thanks to its negligible leakage current, high density, and non-volatility. Nevertheless, the strategy of the same footprint replacement is constrained by the high write energy/latency of STT-MRAM. This paper performs a fine-grained evaluation of the cache organization to propose a hybrid cache memory architecture including both SRAM and STT-MRAM technologies.
Keywords : Hybrid caches STT-MRAM
Type de document :
Communication dans un congrès
NANOARCH: Nanoscale Architectures, Jul 2017, Newport, United States. IEEE/ACM International Conference on Nanoscale Architectures, 2017, 〈http://nanoarch.org/17/index.html〉
Liste complète des métadonnées

Littérature citée [13 références]  Voir  Masquer  Télécharger

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01548938
Contributeur : Guillaume Patrigeon <>
Soumis le : mercredi 28 juin 2017 - 11:38:25
Dernière modification le : jeudi 24 mai 2018 - 16:46:02
Document(s) archivé(s) le : mercredi 17 janvier 2018 - 23:13:11

Fichier

A novel SRAM - STT-MRAM hybrid...
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : lirmm-01548938, version 1

Collections

Citation

Odilia Coi, Guillaume Patrigeon, Sophiane Senni, Lionel Torres, Pascal Benoit. A novel SRAM -STT-MRAM hybrid cache implementation improving cache performance. NANOARCH: Nanoscale Architectures, Jul 2017, Newport, United States. IEEE/ACM International Conference on Nanoscale Architectures, 2017, 〈http://nanoarch.org/17/index.html〉. 〈lirmm-01548938〉

Partager

Métriques

Consultations de la notice

312

Téléchargements de fichiers

229