Skip to Main content Skip to Navigation
Conference papers

A body-biasing of readout circuit for STT-RAM with improved thermal reliability

Abstract : As the integration density rockets up for contemporary VLSI circuits, power consumption limits the scalability of technology advancement of CMOS. Spin transfer torque-magnetic random access memory (STT-MRAM), as one of the emerging non-CMOS technologies, has the promising prospect of low standby power, fast access speed and compatibility with the CMOS fabrication process. However, with the technology node scaling down, typical 1 Transistor-1 Magnetic Tunnel Junction (1T-1MTJ) STT-RAM cell suffers from severe reliability challenges, especially for read operation under temperature fluctuation. In this paper, we quantitatively analyze the temperature effect on read reliability of STT-RAM cell and propose a novel body-biasing feedback readout circuit design to improve the read sensing margin under different temperatures. The experiments based on 40nm CMOS technology and MTJ compact model validate the effectiveness of the proposed method. The improved sensing margin also permits a smaller sensing current for reading such that higher read energy efficiency can be achieved.
Document type :
Conference papers
Complete list of metadata

Cited literature [10 references]  Display  Hide  Download
Contributor : Aida Todri-Sanial <>
Submitted on : Wednesday, July 17, 2019 - 10:42:35 AM
Last modification on : Wednesday, December 11, 2019 - 1:32:02 AM


Publisher files allowed on an open archive



Lun Yang, Yuanqing Cheng, Yuhao Wang, Hao Yu, Weisheng Zhao, et al.. A body-biasing of readout circuit for STT-RAM with improved thermal reliability. ISCAS: International Symposium on Circuits and Systems, May 2015, Lisbon, Portugal. pp.1530-1533, ⟨10.1109/ISCAS.2015.7168937⟩. ⟨lirmm-01720592⟩



Record views


Files downloads