Atomistic to Circuit-Level Modeling of Doped SWCNT for On-Chip Interconnects

Abstract : In this article, we present a hierarchical model for doped single-wall carbon nanotube (SWCNT) for on-chip interconnect application. We study the realistic CVD grown SWCNT with defects and contacts, which induce important resistance values and worsens SWCNT on-chip interconnect performance. We investigate the fundamental physical mechanism of doping in SWCNT with the purpose of improving its electrical conductivity as well as combining mitigating the effects of defects and large contact resistance. The atomistic model provides insights on statistical variations of the number of conducting channels of doped SWCNT and SWCNT resistance variation with a various number of vacancy defects configurations. Based on atomistic simulations, we develop circuit-level models to simulate SWCNT interconnects and understand the impact of doping, defects, and contacts. Simulation results show an 80% resistance reduction by doping. Additionally, we observe that doping can mitigate the effects of defects and limited impact on contact resistance.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01795792
Contributor : Philippe Maurine <>
Submitted on : Thursday, June 6, 2019 - 11:05:58 AM
Last modification on : Wednesday, July 3, 2019 - 5:20:06 PM

File

157009.pdf
Files produced by the author(s)

Identifiers

Citation

Jie Liang, Jaehyun Lee, Salim Berrada, Vihar Georgiev, Reetu Raj Pandey, et al.. Atomistic to Circuit-Level Modeling of Doped SWCNT for On-Chip Interconnects. IEEE Transactions on Nanotechnology, Institute of Electrical and Electronics Engineers, 2018, 17 (6), pp.1084-1088. ⟨10.1109/TNANO.2018.2802320⟩. ⟨lirmm-01795792⟩

Share

Metrics

Record views

170

Files downloads

19