Power-aware evaluation flowfor digital decimation filter architectures for high-speed ADCS

David Novo 1 R. Fasthuber P. Raghavan A. Bourdoux Min Li L. van der Perre 1 F. Catthoor
1 IMEC - IMEC
Document type :
Conference papers
Complete list of metadatas
https://hal-lirmm.ccsd.cnrs.fr/lirmm-02089304
Contributor : David Novo <>
Submitted on : Wednesday, April 3, 2019 - 4:01:17 PM
Last modification on : Friday, April 5, 2019 - 12:09:10 PM

Identifiers

Collections

LIRMM

Citation

David Novo, R. Fasthuber, P. Raghavan, A. Bourdoux, Min Li, et al.. Power-aware evaluation flowfor digital decimation filter architectures for high-speed ADCS. IEEE Workshop on Signal Processing Systems (SiPS), Oct 2009, Tampere, Finland. pp.151-156, ⟨10.1109/SIPS.2009.5336241⟩. ⟨lirmm-02089304⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

21

Contact

Informations

CCSD